



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/021,009	12/19/2001	Hong Sung Song	049128-5055	8778
9629	7590	10/11/2006	EXAMINER	
MORGAN LEWIS & BOCKIUS LLP 1111 PENNSYLVANIA AVENUE NW WASHINGTON, DC 20004			BODDIE, WILLIAM	
			ART UNIT	PAPER NUMBER
			2629	

DATE MAILED: 10/11/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/021,009	<b>Applicant(s)</b> SONG, HONG SUNG	
	<b>Examiner</b> William Boddie	<b>Art Unit</b> 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 07 August 2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date ____. | 6) <input type="checkbox"/> Other: ____.  |

### **DETAILED ACTION**

1. In an amendment dated, August 7<sup>th</sup>, 2006, the Applicant amended claims 1, 5 and 10. The Applicant also added new claims 14-20. Currently claims 1-20 are pending.

### ***Response to Arguments***

2. Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.

### ***Claim Rejections - 35 USC § 112***

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 16-20 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

More specifically, the Examiner was unable to find any support within the original disclosure for embodiments that conducted a first and second data supplying channel that were separated by anything other than 1 scanning line. Drawing figure 8 very clearly shows this embodiment for example.

Therefore the broad limitations in the independent claims 16 and 19, that allow for any number of scanning lines to separate the two data supplying channels are seen as new matter.

***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1, 5, 10, 12-14, 16-17 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen (US 5,648,793) in view of Miyahara et al. (US 6,075,507).

**With respect to claim 1**, Chen discloses, a method of driving a liquid crystal display panel of a dot inversion system (fig. 4(c); col. 3, lines 63-65) having liquid crystal cells (p11-p44 in fig. 1a) arranged at intersections between a plurality of data lines (D1-D4 in fig. 1a) and a plurality of gate lines (G1-G4 in fig. 1a) in a matrix array, comprising the steps of:

supplying the data lines with (n-2)th data (D1 value at T3 in fig. 5) corresponding to the liquid crystal cells connected to an (n-2)th gate line (G1 in fig. 5), wherein n is an integer greater than 2;

conducting a first data supplying channel (note the selection pulse on G3 at T3 in fig. 5) for the liquid crystal cells connected to the nth gate line (G3 in fig. 5) such that the (n-2)th data is supplied to the liquid crystal cells connected to the nth gate line;

conducting a second data supplying channel for the liquid crystal cells connected to the (n-2)th gate line (G1 in fig. 5) such that the (n-2)th data is supplied to the liquid crystal cells connected to the (n-2)th gate line (note the voltage of pixel P11 in fig. 5),

wherein conducting the first data supplying channel and conducting the second data supplying channel are performed substantially simultaneously (both G1 and G3 are driven simultaneously at T3 in fig. 5; col. 3, lines 45-47).

Chen does not expressly disclose, supplying gate start pulses to conduct data supplying channels.

Miyahara discloses, a timing generator circuit (5 in fig. 4) that supplies gate start pulses (Vsync and CLK) to a gate driver, that in response generate pulses on gate electrodes (col. 6, lines 1-10).

Chen and Miyahara are analogous art because they are both from the same field of endeavor namely, LCD panel gate driving methods and circuitry.

At the time of the invention it would have been obvious to one of ordinary skill in the art to include the gate start pulses, taught by Miyahara, to generate the gate electrode pulses of the LCD panel of Chen.

The motivation for doing so would have been the familiarity with which these devices are associated with in the art, thereby decreasing the complexity of the circuitry involved.

Therefore it would have been obvious to combine Miyahara with Chen for the benefit of familiarity to obtain the invention as specified in claim 1.

**With respect to claim 5**, Chen discloses, a driving apparatus for a liquid crystal display panel of a dot inversion system (fig. 4(c); col. 3, lines 63-65) having liquid crystal cells (p11-p44 in fig. 1a) arranged at intersections between a plurality of data lines (D1-D4 in fig. 1a) and a plurality of gate lines (G1-G4 in fig. 1a) in a matrix array comprising:

continuously generating first and second gate start pulses (pulses on G3 and G1 for example, col. 4, lines 26-31) to supply an (n-2)th data corresponding to liquid crystal cells connected to an (n-2)th gate line to both liquid crystal cells connected to an nth gate line and liquid crystal cells connected to the (n-2)th gate line, wherein n is an integer greater than 2 (fig. 5; col. 3, lines 45-47).

Chen does not expressly disclose, a data/gate driving integrated circuit or a pre-charging controller.

Miyahara discloses, a data driving integrated circuit supplying data to the data lines of the liquid crystal display panel (2 in fig. 4);

a gate driving integrated circuit responsive to a gate start pulses to sequentially drive the gate lines of the liquid crystal display panel (3 in fig. 4, col. 6, lines 7-10); and a timing generator circuit (5 in fig. 4; col. 6, lines 1-6).

At the time of the invention it would have been obvious to one of ordinary skill in the art to include the driving apparatus', taught by Miyahara, in the LCD panel of Chen.

The motivation for doing so would have been the familiarity with which these devices are associated with in the art, thereby decreasing the complexity of the circuitry involved.

Therefore it would have been obvious to combine Miyahara with Chen for the benefit of familiarity to obtain the invention as specified in claim 5.

**With respect to claim 10**, currently it appears that claim 10 is merely a broader version of claim 5, as it is exempt from the limitations of sequential gate driving and use of the dot inversion system. Therefore claim 10 is rejected based on the same merits shown above in the rejection of claim 5.

**With respect to claims 12-13**, as these claims are identical limitations to claims 3 and 4, claims 12-13 are rejected on the same merits shown above in claims 3 and 4.

**With respect to claim 14**, Miyahara and Chen disclose, the apparatus according to claim 10 (see above).

Chen further discloses, wherein the (n-2)th data is also supplied to liquid crystal cells connected to the (n-2)th gate line (clear from fig. 5, as well as col. 3, lines 45-47; which discloses clearly that the same signal that is used for precharging in one time period for one gate line is another gate line's data signal).

**With respect to claims 16-17**, it currently appears that claims 16 and 17 are identically to claims 5 and 14. The only scope difference between the claims being the broadening of the scope of the data and gate lines that are simultaneously charged. As claims 5 and 14 have been rejected as shown above, and these claims are seen as merely one embodiment of the limitations recited in claims 16 and 17; claims 16 and 17 are rejected on the same merits shown above in the rejections of claims 5 and 14.

**With respect to claim 19**, it currently appears that claim 19 is identical to claim 1. The only scope difference between the claims being the broadening of the scope of

Art Unit: 2629

the data and gate lines that are simultaneously charged. As claim 1 has been rejected as shown above, and this claim is seen as merely one embodiment of the broad limitations recited in claim 19; claim 19 is rejected on the same merits shown above in the rejections of claim 1.

7. Claims 2-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen (US 5,648,793) in view of Miyahara et al. (US 6,075,507) and further in view of Asada et al. (US 5,867,141).

**With respect to claim 2**, Chen and Miyahara disclose, the method according to claim 1 (see above).

Chen further discloses precharging the first and second gate lines at every frame with data signals (T1, T2 in fig. 5; col. 3, lines 39-45).

Neither Chen nor Miyahara expressly disclose that the first and second gate lines are precharged during a blanking interval.

Asada discloses precharging a first and second gate line with data signals applied during a blanking interval (abstract and col. 5, lines 18-38).

Chen, Miyahara and Asada are analogous art because they are both from the same field of endeavor namely, gate driving methods of liquid crystal displays.

At the time of the invention it would have been obvious to one of ordinary skill in the art to drive the LCD of Chen and Miyahara during T1-T2 as a blanking interval, as taught by Asada.

The motivation for doing so would have been to generate images with competent image quality and a stable high contrast (Asada; col. 3, lines 64-65).



Therefore it would have been obvious to combine Asada with Chen and Miyahara for the benefit of image quality and contrast to obtain the invention as specified in claim 2.

**With respect to claim 3**, Chen, Miyahara and Asada disclose, the method according to claim 2 (see above).

Chen further discloses, wherein polarity inversion of the data signals (D1 in fig. 5) applied to the liquid crystal cells connected to the first and second gate lines (G1, G2 in fig. 5) is made in at least two clock time intervals prior to an application of an active data signal (T3 for G1 and T4 for G2) (the pre-charge data must undergo polarity inversion prior to be applied (prior to T1 for G1), this is clearly two clock intervals prior to the application of active data (T3 for G1); also note col. 3, lines 39-45 and col. 4, lines 26-31).

**With respect to claim 4**, Chen, Miyahara and Asada disclose, the method according to claim 2 (see above).

Chen further discloses, wherein gate and data control signals for applying data to the liquid crystal cells connected to the first and second gate lines (G1 and G2 in fig. 5) are applied in at least two clock time intervals before the gate and data control signals become effective data (fig. 5; Chen delays the control signals applied to the first and second gate lines; and also discloses different lengths of driving pulses; col. 3, lines 42-45; col. 4, lines 26-31).

Art Unit: 2629

8. Claims 6 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen (US 5,648,793) in view of Miyahara et al. (US 6,075,507) and further in view of Iino et al. (US 5,900,856).

**With respect to claim 6**, Chen and Miyahara disclose, the apparatus according to claim 5 (see above).

Neither Chen nor Miyahara expressly disclose the inner circuitry of the pre-charging controller.

Iino discloses, a pre-charging controller (fig. 40) includes:

a first input line supplied with a pre-gate start pulse (LP in fig. 40) and a second input line supplied with a data enable signal (E in fig. 40) for controlling data output of the data driving integrated circuit (col. 39, lines 32-34);

first delay means for delaying the pre-gate start pulse from the first input line by one clock interval of the data enable signal (253s in fig. 40);

second delay means for delaying the delayed pre-gate start pulse from the first delay means by one clock interval of the data enable signal (253t in fig. 40); and

a gate device (253-5 in fig. 40) for executing an exclusive logical sum operation of the pre-gate start pulse from the first input line and an output signal of the second delay mean to continuously output the first and second gate start pulses (**col. 39, lines 42-45**; col. 40, line 66 – col. 41, lines 7).

Iino, Chen and Miyahara are all analogous art because they are from the same field of endeavor namely, LCD panel gate driving methods and circuitry.

At the time of the invention it would have been obvious to replace the gate driver timing controller of Chen and Miyahara with a pre-charging controller taught by lino.

The motivation for doing so would have been to minimize power consumption (lino; col. 40, lines 20-22).

Therefore it would have been obvious to combine lino with Chen and Miyahara for the benefit of lessened power consumption to obtain the invention as specified in claim 6.

**With respect to claim 15**, Miyahara and Chen disclose, the apparatus according to claim 10 (see above).

As the further limitations of claim 15 are identical limitations to claim 6, claim 15 is rejected on the same merits shown above in claim 6.

9. Claims 7-9 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen (US 5,648,793) in view of Miyahara et al. (US 6,075,507) and further in view of Asada et al. (US 5,867,141).

**With respect to claim 7**, Chen and Miyahara disclose, the apparatus according to claim 5 (see above).

Also shown above Asada discloses a blanking interval (see rejection of claim 2).

Asada, Miyahara and Chen are all analogous art because they are from the same field of endeavor namely, LCD panel gate driving methods and circuitry.

For further motivation and means of combining see the above rejection of claim 2.

**With respect to claim 8-9**, Chen, Miyahara and Asada disclose, the apparatus according to claim 7 (see above).

As claims 8-9 are identical limitations to those recited in claims 3-4 they are rejected on the same merits shown above.

**With respect to claims 11**, as claim 11 recites identical limitations as claim 7, claim 11 is rejected on the same merits shown above in the rejection of claim 7.

10. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen (US 5,648,793) in view of Miyahara et al. (US 6,075,507) and further in view of Hirai et al. (US 5,874,933).

**With respect to claim 18**, Chen and Miyahara disclose, the method according to claim 16 (see above).

Neither Chen nor Miyahara expressly disclose that  $q$  is greater than 2.

Hirai discloses, conducting four data supplying channels at once (fig. 7). An example of this driving is shown in figure 7, if gate line 20 is taken as "nth gate line" then the 17<sup>th</sup> gate line is equivalent to  $n-3$ .

Hirai, Miyahara and Chen are all analogous art because they are both from the same field of endeavor namely, multi-line scanning pulses in liquid crystal displays.

At the time of the invention it would have been obvious to scan several of Chen and Miyahara's lines at once, as taught by Hirai.

The motivation for doing so would have been, to remove flicker from the image (Hirai; col. 5, lines 46-48).

Therefore it would have been obvious to combine Hirai with Chen and Miyahara for the benefit of flicker reduction to obtain the invention as specified in claim 18.

11. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen (US 5,648,793) in view of Miyahara et al. (US 6,075,507) and further in view of Hirai et al. (US 5,874,933).

**With respect to claim 20**, Chen and Miyahara disclose, the method according to claim 19 (see above).

Neither Miyahara nor Chen expressly disclose that  $q$  is greater than 2.

Hirai discloses, conducting four data supplying channels at once (fig. 7). An example of this driving is shown in figure 7, if gate line 20 is taken as “nth gate line” then the 17<sup>th</sup> gate line is equivalent to  $n-3$ .

Hirai, Miyahara and Chen are analogous art because they are both from the same field of endeavor namely, multi-line scanning pulses in liquid crystal displays.

At the time of the invention it would have been obvious to scan several of Miyahara and Chen’s lines at once, as taught by Hirai.

The motivation for doing so would have been, to remove flicker from the image (Hirai; col. 5, lines 46-48).

Therefore it would have been obvious to combine Hirai with Chen and Miyahara for the benefit of flicker reduction to obtain the invention as specified in claim 20.

### ***Conclusion***

12. Applicant’s amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Will Boddie whose telephone number is (571) 272-0666. The examiner can normally be reached on Monday through Friday, 7:30 - 4:00 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on (571) 272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Wib  
10/4/06

AMR A. AWAD  
SUPERVISORY PATENT EXAMINER  
*Amr Awad*